



## Road mapping 3D R&D (and I)

**Alan Mathewson,  
James Rohan  
and Cian O'Mathuna**



Ireland's EU Structural Funds  
Programmes 2007 - 2013

Co-funded by the Irish Government  
and the European Union



EUROPEAN REGIONAL  
DEVELOPMENT FUND

[www.tyndall.ie](http://www.tyndall.ie)




- **Background**
- **Heterogeneous Integration**
- **Possible Applications**
- **The Opportunities for Innovation**
- **Conclusions**



- **ESPRIT 245 ( 3DSOI - 1985-1988 )**
  - 7 partners
    - STM, CNET, CEA-LETI, Thomson CSF, U. Cambridge, GEC Research, NMRC ( Now Tyndall)
- **Zone Melting Recrystallization (ZMR) of Si to form single crystal Si on top of SiO<sub>2</sub> layers.**
  - Laser/ E-Beam ZMR
  - Epitaxial Lateral Overgrowth ( ELO) Selective Epitaxial Growth (SEG)
- **3D circuit Evaluation**
  - Device Design and Demonstrator





- **Stepper motor controller**
  - ‘Mezanine’ Structure- one layer of interconnect
  - 50-70 V L-DMOS in Bulk, 3um CMOS Gate Array in SOI ( 40 um Seed window spacing)
  - No thermal impact on DMOS Channel due to ZMR ( laser and e-beam ) LDMOS channel ( <1um)
  - Used SEG and ELO with a-Si to minimize stress at corners of seed layer and planarise structure
- **Fully Stacked Inverter**
  - No problem for PMOS in bulk due to ZMR Process



Source: 2011 ITRS - Exec. Summary Fig. 4







Ireland's EU Structural Funds  
Programmes 2007 - 2013

Co-funded by the Irish Government  
and the European Union



EUROPEAN REGIONAL  
DEVELOPMENT FUND




This 3D-TSV process is typically integrated in the Si-wafer fabrication line. The 3D-stacking process is generally done outside the standard Si-process line.

*Table INTC7 Global Interconnect Level 3D-SIC/3D-SOC Roadmap Global Level, W2W, D2W or D2D 3D-stacking*

	2011-2014	2015-2018
Minimum TSV diameter	4-8 $\mu\text{m}$	2-4 $\mu\text{m}$
Minimum TSV pitch	8-16 $\mu\text{m}$	4-8 $\mu\text{m}$
Minimum TSV depth	20-50 $\mu\text{m}$	20-50 $\mu\text{m}$
Maximum TSV aspect ratio	5:1 - 10:1	10:1 - 20:1
Number of tiers	2-3	2-4

*Table INTC8 Intermediate Interconnect Level 3D-SIC Roadmap Intermediate Level, W2W 3D-stacking*

	2011-2014	2015-2018
Minimum TSV diameter	1-2 $\mu\text{m}$	0.8-1.5 $\mu\text{m}$
Minimum TSV pitch	2-4 $\mu\text{m}$	1.6-3.0 $\mu\text{m}$
Minimum TSV depth	6-10 $\mu\text{m}$	6-10 $\mu\text{m}$
Maximum TSV aspect ratio	5:1 - 10:1	10:1 - 20:1
Number of tiers	2-3	8-16 (DRAM)



## Higher aspect ratio fill

- Barrier layer
- Seed layer
- Cu conductor

## Significant issues

- Cost
- Speed
- Reliability

### - Improved barrier Layer

- Ability to process in high aspect ratio
- Plateable?
- Adhesion

### - Seed layer

- Adhesion
- Conductivity
- Stability in plating solution




### - Barrier functionality

### - Cu bottom-up fill

- On chosen seed/barrier combination
- High rate
- Additives required
- Decrease cost

-Cu microstructures in wafer scale deposition using the Digital Matrix wafer plating tool.

- Pillars
- 12  $\mu\text{m}$  diameter
- 22  $\mu\text{m}$  height.




– Attachment between devices with TSV s need low stress ( low temp) bonding

– Low temperature SLID (Solid Liquid Interdiffusion)

– New research based on multi element compounds to reduce melting point during bonding

– SW-ACF bonding on In/Cu pads


- Peak bonding Temperature: 180 °C
- Bonding time: 240 s
- Bonding pressure: 2.2 N/mm<sup>2</sup>
- Heat rate: 3 °C/s
- Shear testing showed a bond strength of ~7.2 kgf



– Low temperature alloy

–Cu

–Cu



– SEM and EDX line-scan of Cu/In SW-ACF bonding interface

– Optical microscope




Ireland's EU Structural Funds  
Programmes 2007 - 2013




Co-funded by the Irish Government  
and the European Union

EUROPEAN REGIONAL  
DEVELOPMENT FUND

– Source: Fraunhofer EMFT Munich





**HEALTHCARE:**  
Longer, healthy lives



**COMMUNICATIONS:**  
Efficient reliable

**ENERGY:**  
Protected, safe, secure

**ENVIRONMENT**  
Sustainable

- Europe has extensive expertise in Technologies for More Moore and More than Moore
  - Particularly Suited To Heterogeneous Integration due to broad background in Microsystems
  - Different requirements to More Moore and More than Moore
- RELIABILITY and Process Cost Reduction are the most important items to be studied and big projects are underway to address these issues
  - Reliable and low temperature Interconnect Is very Important
- Sensors Passives, Energy/Power Supply and Antennas are crucial additional capabilities to add to the integrated systems to facilitate autonomous operation
  - **All sensors should have TSVs ( my opinion)**
  - Interposers to be used for system integration
- 3D is Coming Of Age
  - Several research labs are now offering foundry Services for 3D building platforms for the future development of 3D
  - ‘Via Last’ Is probably the best solution for mixed technology systems