Get the latest news, products, and how-to information on programmable logic devices. <u>Sign up</u> for the Programmable Logic DesignLine newsletter, a weekly e-mail guide dedicated to the needs of EEs designing FPGAs and PLDs. Here is our RSS

NEWS

FORUMS TECH LIBRARY ABOUT FEEDBACK NEWSLETTER RSS CONTACT

William.



GET A TWO-SPEED GRADE ADVANTAGE OVER COMPETING SOLUTIONS

MedeaPlus publishes EDA roadmap revision

By Peter Clarke

Courtesy of EE Times (09/20/2005 0:00 PM EDT)


LONDON — MedeaPlus, a European program for co-operative R&D in microelectronics, has released the fifth edition of its roadmap for Electronic Design Automation (EDA).

The report highlights that strong links between system-level design and design for manufacturability (DfM) are needed to address a design gap which has persisted for many years, Medea said.

The EDA roadmap is an attempt to create a consensus on goals and research and development topics in a manner similar to the International Technology Roadmap for Semiconductors.

This latest roadmap release is based on the thoughts of a network of experts from industry, research institutes and universities, MedeaPlus said. The roadmap addresses such topics as DfM, SoC and SiP. The roadmap has been extended to discuss MEMS in the context of smart systems integration.

The roadmap is available for downloading from the MedeaPlus public website, and on a CD-Rom on request. MedeaPlus started in January 2001 and is due to run until 2008.



PRINT THIS STORY

🗐 DISCUSS THIS STORY

SEND AS EMAIL

Sponsored Links

Cadence Allegro platform

The quarterly Cadence Allegro platform eNewsletter discusses issues and solutions in IC, package, and PCB domains. Subscribe today!

Encryption and Security Algorithms

Tutorial
A Primer on Encryption and Security Algorithms. A tutorial on symmetric/asymmetric encryption, cryptographic hashing, digital signatures, authentication and identification, including DES, 3DES, AES, RC4, SHA-1, RSA, DSA, CBC-MAC, HMAC, MD5, and ESP.

Galazar Networks Carrier Ethernet

ICs and Software
Galazar's framer and mapper products support SONET/SDH, Ethernet (10/100/1000), DS3, E3, DS1, E1, GigE, Fiber Channel, FICON, ESCON, GFP, LAPS, PPP, Virtual Concatenation (VC) of both High and Low Order paths and

Expert Research on OEM/EMS Companies and Industry

OEM/ODM database with over 14,000 company profiles. Complete shipment, factory, customer, and supply chain data. Sign up for our free weekly newsletter for the latest OEM/ODM news.

Buy a link NOW:

eSearch

Advanced Search

TEXAS INSTRUMENTS



Your Low-Cost **PCI Express Solution** has Arrived

► Learn More

Top 5 Most Read How-To Stories

- 1. An introduction to different rounding algorithms
- 2. All about FPGAs
- 3. Reality TV for FPGA design engineers!
- 4. Improve your root-mean calculations
- Implementing H.264 video compression on a software configurable processor

Top 5 Most Read News Stories

- 1. AMIS have 3000+ FPGA-to-ASIC conversions (and counting)
- 2. ST halts open-source FPGA project
- 3. Xilinx hit by substrate shortages
- Verilog simulator becomes open-source
- 5. Huge FPGA synthesis gap seen

Product Stories 1. ARM-9 based MCU

Top 5 Most Read

- packs vector floating-point coprocessor
- 2. Mixed-signal FPGA from Actel unlocks new design possibilities
- 3. Book opens HDLs to software engineers
- 4. Microchip unveils 64-pin PIC microcontroller with integrated LCD driver
- 5. Not a Hardware Designer? Don't Worry.

Sponsor

XILINX° Xilinx Virtex-4 FPGAs beat the competition in every performance category: 3x memory bandwidth: 3x processing performance; 1.4x DSP throughput; 1.1x logic fabric performance. Evaluate your performance advantage with the

Virtex-4 Evaluation Kit

today. To learn more click

Tech Library New White Papers

FREE White Paper on the 10 Essential **Technologies**

nside ICON VALLEY **ESC Silicon Valley** April 3-7, 2006 **McEnery Convention Center**

San Jose, CA



ESC TV

Monday, March 20, 2006 ESC explores embedded

See All

- Programmable bridge controller fuels Intel's embedded push
- Veteran to present on optimizing mobile device
- software at ESC Silicon Valley Wind River launches multi-core device software initiative

See All

Papers @ ESC

- Debugging real-time multiprocessor systems: Part
- High-performance delta-sigma ADCs ease the limitations of embedded converters

See All

Watch for blogs by our technical editors from the Embedded Systems Conference Silicon Valley.



1 of 2 27/03/2006 11:35

- >> OAM for Ethernet Networks White Paper
- An Intro to Transport
 Networks for
 Telecomms

All White Papers »



n Looking for a book on FPGA or PLD design. Check out Programmable Logic's Tech Library for some answers.

n Nasa offers some interesting tutorials on programmable logic design. Check them out by clicking here.

m Have questions on DSP design. If so, check out BDTI's DSP question and answer page by clicking here

More from TechLibrary

Welcome to our DesignLine network of web communities. On these sites, we provide practical how-to design information for automotive, audio, digital TV, industrial control, mobile handset, networking, power management, programmable logic, video/imaging and wireless networking engineers and system designers. Check out the sites and let us know your thoughts.

HOME | ABOUT | FEEDBACK | CONTACT

<u>Career Center</u> | <u>CommsDesign.com</u> | <u>Embedded.com</u> | <u>EE Times</u> | <u>TechOnline</u> <u>Planet Analog</u> | <u>DeepChip</u> | <u>eeProductCenter</u> | <u>Electronic Supply & Manufacturing</u> | <u>NetSeminar Services</u>



Programmable Logic DesignLine | MedeaPlus publishes EDA r...

GET A TWO-SPEED GRADE ADVANTAGE OVER COMPETING SOLUTIONS

All material on this site Copyright © 2005 CMP Media LLC. All rights reserved Privacy Statement | Your California Privacy Rights | Terms of Service

2 of 2 27/03/2006 11:35